

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/038,431	12/31/2001	Sushma Shrikant Trivedi	04860.P2687	· 7868
7590 07/26/2005			EXAMINER	
James C. Scheller			LI, AIMEE J	
BLAKELY, SO	OKOLOFF, TAYLOR &	ZAFMAN LLP		
Seventh Floor	, , , , ,		ART UNIT	PAPER NUMBER
12400 Wilshire Boulevard			2183	
Los Angeles, CA 90025-1026			DATE MAILED: 07/26/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

7 · · · · · · · · · · · · · · · · · · ·					
	Application No.	Applicant(s)			
Office Action Summany	10/038,431	TRIVEDI ET AL.			
Office Action Summary	Examiner	Art Unit			
The MAN INO DATE (A)	Aimee J. Li	2183			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) drill apply and will expire SIX (6) MONTHS fro cause the application to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).			
Status	,				
1) Responsive to communication(s) filed on 11 Ma	ay 2005.				
2a) ☐ This action is FINAL. 2b) ☒ This	action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims		•			
4) ⊠ Claim(s) 1-7,9-18,20-32 and 34-41 is/are pendid 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-7,9-18,20-32 and 34-41 is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9)☐ The specification is objected to by the Examiner	r.				
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) ☐ The oath or declaration is objected to by the Exa	aminer. Note the attached Offic	e Action or form PTO-152.			
Priority under 35 U.S.C. § 119	·				
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau * See the attached detailed Office action for a list of	have been received. have been received in Applica ity documents have been received (PCT Rule 17.2(a)).	tion No ved in this National Stage			
Attachment(s)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 15 November 2005. 	4) Interview Summar Paper No(s)/Mail C 5) Notice of Informal 6) Other:				

Art Unit: 2183

DETAILED ACTION

1. Claims 1-7, 9-18, 20-32, 34-39, and new claims 40-41 have been examined. New claims 40-41 have been added as per Applicant's request.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed on record in the file: RCE as received on 11 May 2005 and Amendment as received on 11 May 2005.

Information Disclosure Statement

3. The Examiner thanks Applicant for clarification regarding the list of co-pending applications submitted with the IDS on 15 November 2005. The list has been attached with the Examiner's initial by each considered co-pending application and the date they were considered.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 5. Claim 41 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 40 states "wherein the memory controller is usable by a central processing unit (CPU) not disposed on the integrated circuit to access the memory." Claim 23 states "wherein the microprocessor is a media processor disposed on an integrated circuit with a memory controller". The specification has not disclosed

Art Unit: 2183

how a memory controller is not on the integrated circuit with a processor while the processor is on the integrated circuit with the memory controller.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-3, 5-7, 9-14, 16-18, 20-28, 30-32, 34-38, and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chehrazi et al., U.S. Patent No. 6,282,556 (herein referred to as Chehrazi) in view of Mennemeier et al., U.S. Patent No. 6,036,350 (herein referred to as Mennemeier).
- 8. Regarding claims 1, 12, 23 and 26, taking claim 1 as exemplary, Chehrazi has taught a method for execution by a microprocessor in response to receiving a single instruction (Chehrazi Col.20 lines 42-52), the method comprising:
 - a. Receiving a first plurality of numbers (Chehrazi 310 of Fig.20B, Col.20 line 62 Col.21 line 1) and a second plurality of numbers (Chehrazi 312 of Fig.20B, Col.20 line 62 Col.21 line 1),
 - b. Generating a third plurality of numbers, each of which is an absolute difference between a number in the first plurality of numbers and a number in the second plurality of numbers (Chehrazi Col.21 lines 6-12).
 - c. Wherein the sum of third plurality of numbers are saved in an entry in a register file (Chehrazi Col.20 lines 47-58),

Page 3

- d. Wherein the above operations are performed in response to the microprocessor receiving the single instruction (Chehrazi Col.20 lines 42-52, 61-62).
- 9. Chehrazi has not explicitly taught wherein the third plurality of numbers themselves are saved in an entry in a register file. However, Mennemeier has taught storing a third plurality of numbers, specifically a vector of absolute differences, in a instruction specified register (Mennemeier, Col.7 line 64 Col.8 line 23) so that the absolute differences can be used in other operations that require the distance assessment that the results represent (Mennemeier, Col.8 line 21-23). One of ordinary skill in the art would have recognized that it is desirable to retain results that will be used by future instructions so that the results don't need to be recalculated.

 Therefore, one of ordinary skill in the art would have found it obvious to modify the processor of Chehrazi to store the absolute differences, rather than the sum of the absolute differences, in an instruction specified register so that the values could be reused by other operations that require the data, thus improving throughput by avoiding the recalculation of the data.
- 10. Claims 12, 23, and 26 are nearly identical to claim 1. However, Chehrazi has taught the differences. Claim 12 differs in the claim being comprised within a machine-readable media (Chehrazi Col.20 lines 42-46), while claims 23 and 26 differs in the claims being comprised within an execution unit (Chehrazi Col.7 lines 20-40). Also, claim 23 claims wherein the microprocessor is a media processor disposed on an integrated circuit with a memory controller (Chehrazi column 5, lines 43-54). Besides these differences, the claims encompass the same scope as claim 1. Thus, claims 12, 23 and 26 are rejected for the same reasons as claim 1.

- 11. Regarding claims 2, 13, 24 and 27, taking claim 2 as exemplary, Chehrazi has taught a method as in claim 1, wherein an absolute difference between a first number and a second number is computed using a method comprising:
 - a. Producing a first intermediate number by subtracting the second number from the first number (Chehrazi Col.21 lines 1-8),
 - b. Producing a second intermediate number by subtracting the first number from the second number (Chehrazi Col.21 lines 1-8),
 - c. Selecting a positive number from the first intermediate number and the second intermediate number as the absolute difference between the first number and the second number (Chehrazi Col.21 lines 8-12),
 - d. Wherein the microprocessor is a media processor (Chehrazi 108 of Fig.1, Col.3 lines 6-7) disposed on an integrated circuit with a memory controller (Chehrazi 100 of Fig.1, Col.5 lines 46-54).
- Claims 13, 24 and 27 are nearly identical to claim 2. Claim 13 lacks the recitation of a media processor disposed on an integrated circuit with a memory controller, and claims 13, 24 and 27 differ in their parent claims, but encompass the same scope as claim 2. Thus, claims 13, 24 and 27 are rejected for the same reasons as claim 2.
- Regarding claims 3, 14 and 28, taking claim 3 as exemplary, Chehrazi has taught a method as in claim 2, wherein the first intermediate number and the second intermediate number are produced in parallel (Chehrazi Col.21 lines 1-8), and wherein the third plurality of numbers are generated substantially simultaneously (Chehrazi Col.21 lines 8-12).

- Claims 14 and 28 are nearly identical to claim 3, both differing in their lack of having the third plurality of numbers being generated substantially simultaneously, as well as differing in their parent claims, but both encompass the same scope as claim 3. Thus, Claims 14 and 28 are rejected for the same reasons as claim 3.
- 15. Regarding claims 5, 16 and 30, taking claim 5 as exemplary, Chehrazi has taught a method as in claim 1, wherein the first plurality of numbers are received from a first entry in the register file (Chehrazi Col.20 lines 47-58).
- 16. Claims 16 and 30 are nearly identical to claim 5, differing in their parent claims, but encompassing the same scope as claim 5. Thus, claims 16 and 30 are rejected for the same reasons as claim 5.
- 17. Regarding claims 6, 17 and 31, taking claim 6 as exemplary, Chehrazi has taught a method as in claim 5, wherein the single instruction specifies a way to partition a string of bits in the first entry into a first plurality of numbers (Chehrazi Col.20 lines 61-65). Here, the SABD instruction specifies a register in the register file, which corresponds to the plurality of numbers, and specifies that the data in the register be interpreted to be 16 separate 8-bit numbers.
- 18. Claims 17 and 31 are nearly identical to claim 6, differing in their parent claims, but encompassing the same scope as claim 6. Thus, claims 17 and 31 are rejected for the same reasons as claim 6.
- 19. Regarding claims 7, 18 and 32, taking claim 7 as exemplary, Chehrazi has taught a method as in claim 5, wherein the single instruction specifies an index of the entry in the first register file (Chehrazi 560c and 560d of Fig. 20a, Col.20 lines 47-58).

- Claims 18 and 32 are nearly identical to claim 7, differing in their parent claims, but encompassing the same scope as claim 7. Thus, claims 18 and 32 are rejected for the same reasons as claim 7.
- Regarding claims 9, 20 and 34, taking claim 9 as exemplary, Chehrazi in view of Mennemeier has taught a method as in claim 1, wherein the single instruction specifies an index of the entry in a the register file (Mennemeier, Col.7 line 64 Col.8 line 23, as well as above paragraph 39).
- Claims 20 and 34 are nearly identical to claim 9, differing in their parent claims, but encompassing the same scope as claim 9. Thus, claims 20 and 34 are rejected for the same reasons as claim 9.
- Regarding claims 10, 21 and 35, taking claim 10 as exemplary, Chehrazi has taught a method as in claim 1, wherein a type of each of the first and second pluralities of numbers is one of:
 - a. Unsigned integer (Chehrazi Col.20 lines 54-55),
 - b. Signed integer (Chehrazi Col.20 lines,54-55),
 - c. Floating point number.
- Here, because the claim is written in the alternative format, only one of the three possible limitations is required to be met. Thus, Chehrazi has taught the limitations of claim 10.
- Claims 21 and 35 are nearly identical to claim 10, differing in their parent claims, but encompassing the same scope as claim 10. Thus, claims 21 and 35 are rejected for the same reasons as claim 10.

- Regarding claim 11, 22 and 36, taking claim 11 as exemplary, Chehrazi has taught a method as in claim 1, wherein a size of each of the first and second pluralities of numbers is one of:
 - a. 8 bits (Chehrazi Col.20 lines 61-65),
 - b. 16 bits,
 - c. 32 bits.
- Here, because the claim is written in the alternative format, only one of the three possible limitations is required to be met. Thus, Chehrazi has taught the limitations of claim 11.
- 28. Claims 22 and 36 are nearly identical to claim 11, differing in their parent claims, but encompassing the same scope as claim 11. Thus, claims 22 and 36 are rejected for the same reasons as claim 11.
- 29. Regarding claim 25, Chehrazi has taught a processing system comprising an execution unit as in claim 23 (Chehrazi Fig.1).
- 30. Regardin claim 37, Chehrazi has taught wherein a type of each of the first and second pluralities of numbers is floating point number (Chehrazi column 1, lines 19-21 and column 9, lines 37-41).
- 31. Regarding claim 38, Chehrazi has taught wherein the microprocessor is a media processor disposed on an integrated circuit with a memory controller (Chehrazi column 5, lines 43-54).
- Regarding claim 40, Chehrazi has taught wherein the memory controller is usable to access memory not disposed on the integrated circuit (Chehrazi Col. 5 lines 36-60 and Figure 1).

Art Unit: 2183

As can be seen in Chehrazi's Figure 1, the ROM and RAM memories and data storage device are separate from the processor.

- Claims 4, 15, 29, and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chehrazi et al., U.S. Patent No. 6,282,556 (herein referred to as Chehrazi) in view of Mennemeier et al., U.S. Patent No. 6,036,350 (herein referred to as Mennemeier) as applied to claims 1, 2, 12, 26, and 27 above, and further in view of Diefendorff et al., EPO 0 485 776 A2 (herein referred to as Diefendorff).
- Regarding claims 4, 15, 29, and 39, taking claim 4 as exemplary, Chehrazi has taught taking an absolute difference between a first number and a second number (Chehrazi Col.21 lines 6-12). Chehrazi has not taught:
 - a. Testing if an overflow occurs in producing the first intermediate number and the second intermediate number,
 - b. Saturating the difference between the first number and the second number if an overflow occurs.

35. Diefendorff has taught

- a. Testing if an overflow occurs in producing the first intermediate number and the second intermediate number (Diefendorff column 6, lines 42-46; column 11, lines 38-41; column 11, line 56 to column 12, line 12; and Figure 5),
- b. Saturating the difference between the first number and the second number if an overflow occurs (Diefendorff column 6, lines 42-46; column 11, lines 38-41; column 11, line 56 to column 12, line 12; and Figure 5).

A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Diefendorff, that overflow testing and saturation arithmetic improves the handling of overflow conditions during shading or image processing, thereby improving the quality of the image and accelerating the performance of the microprocessor during shading and image processing. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the overflow testing and saturation arithmetic of Diefendorff in the device of Chehrazi to improve image quality and accelerate the performance of a microprocessor during shading and image processing.

Page 10

Response to Arguments

- Applicant's arguments with respect to claims 40-41 have been considered but are moot in view of the new ground(s) of rejection.
- Applicant's arguments, see Amendment, filed 11 May 2005, with respect to claims 4, 15, 29, and 39 have been fully considered and are persuasive. The 35 U.S.C. §103 rejection of these claims has been withdrawn.
- 39. Applicant's arguments filed 11 May 2005 have been fully considered but they are not persuasive.
- 40. Applicant argues, in essence, on pages 11-13, 16-17

Applicant respectfully submits that, since the Chehrazi and Mennemeier are dated many years before the filing of the present applicant, the absence of a reference showing an instruction as recited in the pending claims is a clear indication of non-obviousness. The lack of a solution for a long period of time is a clear indication of non-obviousness.

- 41. This has not been found persuasive. The Examiner is not sure whether Applicant is arguing long felt need or the age of the references. Merely arguing long felt need is not an appropriate response alone. To establish long felt need, Applicant must supply evidence to prove this statement and argument with an Affidavit under 37 CFR 1.132. Arguing that the age of the references is also not a persuasive argument. In response to applicant's argument based upon the age of the references, contentions that the reference patents are old are not impressive absent a showing that the art tried and failed to solve the same problem notwithstanding its presumed knowledge of the references. See *In re Wright*, 569 F.2d 1124, 193 USPQ 332 (CCPA 1977).
- 42. Applicant argues in essence on pages 13-14

The examiner bears the initial burden of factually supporting any prima facie conclusion of obviousness under 35 U.S.C. 103. A prima facie case of obviousness is established by presenting evidence that would have led one of ordinary skill in the art to combine the relevant teachings of the references to arrive at the claimed invention. It is impermissible to simply make a hindsight reconstruction of the claimed invention using the claim as a template and filling the gaps using elements from the references.

43. This has not been found persuasive. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include

knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See In re McLaughlin, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Applicant argues in essence on pages 14-15, 17-18, and 19 44.

> However, the cited FOLDOC definition appears to be the definition for a "central processing unit" (CPU). It is improper to use the definition for CPU as the definition for "media coprocessor".

Page 12

...one would clearly understand that "common modern microprocessors" as CPU may not have RAM and/or ROM on the same integrate circuit...

45. This has not been found persuasive. A multimedia processor is a processor that executes multimedia, e.g. audio/visual, instructions. When looking up "processor" in FOLDOC, the definition for "central processing unit" is what is given by FOLDOC. Hence, why at the top of the printout from FOLDOC "processor ==>" appears and "(CPU, processor)" appears in the beginning of the definition. This means that when the Examiner typed in "processor" into the search field, the definition for CPU appeared. The FOLDOC definition of CPU was used to show that the memory controller was inherent not that the memory itself was inherent. The claim language in question is with regard to a memory controller. The FOLDOC definition of CPU states

> The control unit fetches instructions from memory and decodes them to produce signals which control the other part of the computer. This may cause it to transfer data between memory and ALU or to activate peripherals to perform input or output.

Art Unit: 2183

46. This suggests that there is a control unit that controls data and instructions that are fetched from memory. Thus, the control unit is a memory controller that controls when data and instructions are fetched from memory.

Conclusion

- Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 48. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL Aimee J. Li 21 July 2005

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 13